

N-channel 800 V, 2.75 Ω typ., 2 A MDmesh[™] K5 Power MOSFET in TO-220 and IPAK packages

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V ds	V DS RDS(on) max	
STP3LN80K5	800.1/	2.25.0	2.4
STU3LN80K5	800 V	3.25 Ω	2 A

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

These very high voltage N-channel Power MOSFET are designed using MDmesh[™] K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STP3LN80K5		TO-220	Tuba
STU3LN80K5	3LN80K5	IPAK	Tube

DocID027716 Rev 2

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	IPAK package information	
	4.2	TO-220 type A package information	
5		n history	



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	± 30	V
ID	Drain current (continuous) at $T_C = 25 \ ^{\circ}C$	2	А
ID	Drain current (continuous) at Tc = 100 °C	1.25	А
ID ⁽¹⁾	Drain current (pulsed)	8	А
P _{TOT}	Total dissipation at $T_C = 25 \ ^{\circ}C$	45	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	4.5	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	v/ns
T _{stg}	Storage temperature range	55 to 150	°C
Tj	Operating junction temperature range	- 55 to 150	C

Notes:

⁽¹⁾Pulse width limited by safe operating area.

 $^{(2)}I_{SD} \le 2$ A, di/dt ≤ 100 A/µs; V_DSpeak < V(BR)DSS, V_DD = 640 V. $^{(3)}V_{DS} \le 640$ V.

Table 3: Thermal data

Symbol Parameter		Valu	Unit	
Symbol	Farameter	TO-220	IPAK	Onit
R _{thj-case}	Thermal resistance junction-case	2.78		°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	100	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
IAR	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	0.7	Α
Eas	Single pulse avalanche energy (starting $T_j = 25^{\circ}C$, $I_D = I_{AR}$; $V_{DD} = 50 \text{ V}$)	155	mJ



2 Electrical characteristics

(T_c = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions		Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I_D = 1 mA, V_{GS} = 0 V	800			V
	Zero gate voltage	V_{DS} = 800 V, V_{GS} = 0 V			1	μA
IDSS	drain current	$V_{DS} = 800 \text{ V}, V_{GS} = 0 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μA
Igss	Gate body leakage current	$V_{GS} = \pm 20 \text{ V}, V_{GS} = 0 \text{ V}$			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 100 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS}=10~V,~I_{D}=1~A$		2.75	3.25	Ω

Table 5: On /off states

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	102	-	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V	-	11	-	pF
Crss	Reverse transfer capacitance	100 - 0 1	-	0.1	-	pF
Cotr ⁽¹⁾	Equivalent capacitance time related		-	20	-	pF
C _{oer} ⁽²⁾	Equivalent capacitance energy related	$V_{DS} = 0$ to 640 V, $V_{GS} = 0$ V	-	7	-	pF
RG	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	12	-	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 2 \text{ A},$	-	2.63	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V (see Figure 17: "Test circuit for gate charge	-	0.91	-	nC
Q_{gd}	Gate-drain charge	behavior")	-	1.53	-	nC

Table 6: Dynamic

Notes:

 $^{(1)}$ Time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

 $^{(2)} Energy$ related is defined as a constant equivalent capacitance giving the same stored energy as C_{OSS} when V_{DS} increases from 0 to 80% V_{DSS}



Electrical characteristics

Table 7: Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t _{d(on)}	Turn-on delay time	$V_{DD} = 400 \text{ V}, \text{ I}_{D} = 1 \text{ A}, \text{ R}_{G} = 4.7 \Omega,$	-	6.2	-	ns	
tr	Rise time	V _{GS} = 10 V (see <i>Figure 16: "Test</i>	-	7	-	ns	
t _{d(off)}	Turn-off delay time	circuit for resistive load switching times" and Figure 21: "Switching	-	30	-	ns	
t _f	Fall time	time waveform")	-	26	-	ns	

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		2	А
Isdm ⁽¹⁾	Source-drain current (pulsed)		-		8	А
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 2 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.5	V
trr	Reverse recovery time		-	210		ns
Qrr	Reverse recovery charge	$I_{SD} = 2 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$ $V_{DD} = 60 \text{ V}$ (see <i>Figure 18: "Test</i> <i>circuit for inductive load switching</i>	-	0.8		μC
I _{RRM}	Reverse recovery current	and diode recovery times")		7.6		А
trr	Reverse recovery time	I _{SD} = 2 A, di/dt = 100 A/µs,	-	345		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{\text{j}} = 150 \text{ °C}, \text{ (see}$ Figure 18: "Test circuit for	-	1.2		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	7.2		А

Notes:

⁽¹⁾Pulse width limited by safe operating area.


 $^{(2)}$ Pulsed: pulse duration = 300 µs, duty cycle 1.5%.

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _(BR) GSO	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.







10⁻²

57

10-1


10⁰


10¹

10²

₩_{DS} (V)

Electrical characteristics





0.6

0.5L 0

0.5


1

1.5

I_{SD} (A)


Electrical characteristics


STP3LN80K5, STU3LN80K5






3 Test circuits









57

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.


4.1 IPAK package information





STP3LN80K5, STU3LN80K5	STP3LN80K5, STU3LN80K5				
	le 10: IPAK (TO-251) typ	oe A package mechani	cal data		
Dim.		mm			
Dim.	Min.	Тур.	Max.		
A	2.20		2.40		
A1	0.90		1.10		
b	0.64		0.90		
b2			0.95		
b4	5.20		5.40		
B5		0.30			
с	0.45		0.60		
c2	0.48		0.60		
D	6.00		6.20		
E	6.40		6.60		
е		2.28			
e1	4.40		4.60		
Н		16.10			
L	9.00		9.40		
L1	0.80		1.20		
L2		0.80	1.00		
		10°			





0015988_typeA_Rev_21



Package information

n5, 5103 LN80 h5			Package information	
Table 11: TO-220 type A mechanical data				
Dim.	mm			
	Min.	Тур.	Max.	
А	4.40		4.60	
b	0.61		0.88	
b1	1.14		1.55	
С	0.48		0.70	
D	15.25		15.75	
D1		1.27		
E	10.00		10.40	
е	2.40		2.70	
e1	4.95		5.15	
F	1.23		1.32	
H1	6.20		6.60	
J1	2.40		2.72	
L	13.00		14.00	
L1	3.50		3.93	
L20		16.40		
L30		28.90		
øP	3.75		3.85	
Q	2.65		2.95	



Revision history 5

Table 12: Document revision history

Date	Revision	Changes
09-Jul-2015	1	Initial release
28-Jun-2016	2	Updated title and features in cover page. Updated Section 1: "Electrical ratings". Updated Section 2: "Electrical characteristics". Added Section 2.1: "Electrical characteristics (curves)". Document status promoted from preliminary to production data. Minor text changes.



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

