

MX554EBB120M000

Ultra-Low Jitter 120MHz LVDS XO

ClockWorks® FUSION

General Description

The MX554EBB120M000 is an ultra-low phase jitter XO with LVDS output optimized for high line rate applications.

Features

- 120MHz LVDS
- Typical phase noise:

Operating Ratings

- 124fs (Integration range: 1.875MHz-20MHz)
- \pm 50ppm total frequency stability
- -40°C to +85°C temperature range
- Industry standard 6-Pin 5mm x 3.2mm LGA package

Supply Voltage (VIN).....+2.375V to +3.63V Ambient Temperature (TA)....-40°C to +85°C

Absolute Maximum Ratings

Supply Voltage (VIN)	+4.6V
Lead Temperature (soldering, 10s)	260°C
Storage Temperature (T _s)	125°C
ESD Rating (HBM)	

Electrical Characteristics

VDD = 2.375 - 3.63V, TA = $-40^{\circ}C$ to $+85^{\circ}C$, outputs terminated with 100 Ohms between Q and /Q.¹

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
IDD	Supply Current				90	mA
F0	Center Frequency			120		MHz
	Frequency Stability	Note 2			±50	ppm
Øj	Phase Noise	Integration Range (12kHz to 20MHz) Integration Range (1.875MHz to 20MHz)		168 124		fsRMS
Tstart	Start-Up Time				20	ms
TR/TF	Rise/Fall time		100		400	ps
	Duty Cycle		45		55	%
VOH	Output High Voltage VOH max = VCM max + 1/2 VOD max	LVDS output levels	1.248	1.375	1.602	v
VOL	Output Low Voltage VOL min = VCM min - 1/2 VOD max	LVDS output levels	0.898	1.025	1.252	v
VOD	Output Differential Voltage		247	350	454	mV
VCM	Common Mode Output Voltage		1.125	1.2	1.375	V

Notes:

1. Guaranteed after thermal equilibrium.

2. Inclusive of initial accuracy, temperature drift, aging, shock, vibration.

ClockWorks is a registered trademark of Microchip Technology Inc.

Microchip Technology Inc.

September 06, 2017 MX554EB1-5712 http://www.microchip.com


Revision 1.0 tcghelp@microchip.com

Ordering Information

Ordering Part Number	Marking Line 1	Marking Line 3	Shipping	Package
MX554EBB120M000	MX554E	BB1200	Tube	6-Pin 5mm x 3.2mm LGA
MX554EBB120M000-TR	MX554E	BB1200	Tape and Reel	6-Pin 5mm x 3.2mm LGA

Devices are Green and RoHS compliant. Sample material may have only a partial top mark.

Pin Configuration



Pin Description

Pin Number	Pin Name	Pin Type	Pin Level	Pin Function
1	OE	I, SE	LVCMOS	Output Enable, disables output to tri-state, 0 = Disabled, 1 = Enabled, 50k Ohms Pull-Up
2	DNC			Make no connection, leave floating.
3	GND	PWR		Power Supply Ground
4, 5	Q, /Q	O, Diff	LVDS	Clock Output Frequency = 120MHz
6	VDD	PWR		Power Supply




Figure 1. LVDS Output 120MHz 1.875MHz-20MHz 124fs





Figure 2. LVDS Output 120MHz 12kHz-20MHz 168fs

Package Information and Recommended Land Pattern for 6-Pin LGA³



Microchip Technology Inc.

http://www.microchip.com

Microchip makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Microchip does not assume responsibility for its use. Microchip reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Microchip's terms and conditions of sale for such products, Microchip assumes no liability whatsoever, and Microchip disclaims any express or implied warranty relating to the sale and/or use of Microchip products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

© 2017 Microchip Technology Inc.

September 06, 2017 MX554EB1-5712

Note: